	USN	CBCS SCHEME	17CS72
		Seventh Semester B.E. Degree Examination, Jan./Feb.202	1
	Tim		Aarks: 100
		Note: Answer any FIVE full questions, choosing ONE full question from each m	odule.
stice.	1	<u>Module-1</u> With the help of block diagrams, explain Flymp's elessification of computer arch	itaaturas
alprac	1	a. With the help of block diagrams, explain Flynn's classification of computer arch	(10 Marks)
ed as ma		b. Describe the shared-memory multiprocessor models.	(10 Marks)
nd /or equations written eg, $42+8 = 50$ , will be treated as malpractice	2	<ul> <li>a. Define the types of data dependence. Also compute the dependence graph for the code segment:</li> <li>S<sub>1</sub>: Load R1, A</li> <li>S<sub>2</sub>: Add R2, R1</li> <li>S<sub>3</sub>: Move R1, R3</li> <li>S<sub>4</sub>: Store B, R1</li> </ul>	he following (10 Marks)
eg 4		b. Explain the characteristics of the following static connection networks :	
ritten		(i) Linear array. (ii) Ring. (iii) Binary tree. (iv) Mesh. Module-2	(10 Marks)
w suo	3	a. Distinguish between RISC and CISC processor architectures, with block diagram	
d /or equati		b. Explain VLIW processor architecture and its pipeline operations.	(10 Marks) (10 Marks)
6	4	<ul><li>a. Compare the two virtual memory models for multiprocessor systems.</li><li>b. Illustrate four level memory hierarchy.</li><li>c. Define the various page replacement policies.</li></ul>	(10 Marks) (04 Marks) (06 Marks)
ition, appeal	5	<ul> <li>a. Illustrate daisy-chained and distributed arbitration techniques.</li> <li>b. List the various Cache mapping schemes. Also explain any two schemes.</li> </ul>	(10 Marks) (10 Marks)
2. Any revealing of identification, appeal to evaluator	6	a. Consider the following pipeline reservation table: $Time \rightarrow 1 2 3 4 5 6 7$ $Stages S_2 \qquad X \qquad X \qquad X \qquad X$ Stages $S_2 \qquad X \qquad X \qquad X \qquad X$ (i) What are the forbidden latencies? (i) What are the forbidden latencies? (ii) What is the initial collision vector? (iii) Draw the state transition diagram (iv) List all the simple cycles. (v) List all the greedy cycles. (v) List all the greedy cycles. (v) Determine the minimal average Latency.	(10 Marks)
		<ul> <li>b. Explain the usage of prefetch buffers in instruction pipelining.</li> <li>a. Ubstrate internal data formulate technique.</li> </ul>	(06 Marks)
		c. Illustrate internal data forwarding technique. 1 of 2	(04 Marks)
		S	

Important Note : 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages. 2. Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8 = 50, will be treated as malpractice.

(10 Marks)

(06 Marks)

(06 Marks)

## Module-4

- 7 a. Define the two approaches of snoopy bus cache coherence protocol. Also write the state transition graphs for write through and write back cache. (10 Marks)
  - b. Explain in detail, three types of cache directory protocols.

## OR \_

- 8 a. Explain the flow control methods for resolving a collision between two packets requesting the same outgoing channel. (10 Marks)
  - b. Distinguish between store-and-forward routing and wormhole routing schemes. (04 Marks)
  - c. Define the various vector instruction types.

## Module-5

- 9 a. Explain the mechanisms used for interprocess communication.(06 Marks)b. Describe the compilation phases in parallel code generation.(08 Marks)
  - c. Explain the sole-access protocols used in synchronization.

## OR

- 10 a. Explain the concept of recorder buffer as a processor element. (06 Marks)
  - b. With the help of a block diagram, explain the role of reservation stations used in Tomasulo's algorithm. (08 Marks)
  - c. Write and explain state transition diagram of 2 bit branch predictor. (06 Marks)